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Abstract
The operational amplifier is a fundamental building block for electronic devices and
systems. The advancement of modem electronic technology has been setting more
performance demand on the underlying integrated circuits including the operational
amplifier. Reduction in power consumption and improvement in speed are some of the
most important requirements. To address these concerns, this thesis presents a design of
micropower Class AB operational amplifiers which has the ratio of gain bandwidth
product to supply current higher than that of an existing IC. The design is in a 0.6im
CMOS process. The input stage of the design has the folded-cascode architecture that
allows the input common-mode range down to negative supply voltage. The Class AB
output stage swings rail-to-rail and has the ratio of maximum current to quiescent current
greater than 100. The bias cell of the operational amplifier is designed to consume only
6% of the total supply current. The thesis concludes the operational amplifier design
with two frequency compensation options. The one with simple Miller compensation has
a unity gain frequency of 360kHz with 61.5 degrees of phase margin at IOOpF load while
consuming 20ptA supply current. The other with the hybrid of simple Miller
compensation and cascode compensation offers an improved unity gain frequency of
590kHz at the same loading and power condition.
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The operational amplifier is a fundamental building block in electronics. It is
employed in a wide range of applications including monitoring circuitry, cellular phones,
portable devices, medical instrumentation, and solar-powered systems [1], [2]. Linear
Technology Corporation launched LTC1541 Micropower Op Amp/Comparator/Reference
in February 1998. The IC has been incorporated in many consumer products such as
smoke detectors, infrared receivers, battery-powered systems, and portable phones [1].
1.1 Overview of Micropower Op Amp in LTC1541
The micropower op amp, which is part of LTC]541, was fabricated in a 4.Opm
CMOS process. It has a unity-gain frequency of 12kHz while consuming a typical
supply current of 1.5pA. Electrical characteristics of LTCJ541 with 3V supply voltage at
25 "C from [1] are summarized in Table 1-1.
Specifications are at 251C. VDD = 3.OV and Vss = OV.
Primary Characteristics
Value
Symbol Parameter Condition Unit
Min Typical Max
GBW1  Gain Bandwidth Product CL = OpF - 12 - kHz
RL 100k1
AVOL Large-Signal Voltage Gain CL = OpF 93 114 - dB
(DC Open-Loop Gain) RL = 10OkQ
is Supply Current No load - 1.5 - pA
VDD -
VINCM Input Common-Mode Range - Vss - Vl.3V
Vos Input Offset Voltage VINCM = 1.5V - - 0.7 mV
VDD -
VOUT VOUTH Output High Voltage RL = 100k to Vss - - V0.07V
' Implying the gain bandwidth product per supply current GBW/ Is= 8 MHz/mA @ CL =OpF
15
Vss +
VOUTL Output Low Voltage RL = 1O0kf to VDD - - V
0.05V
ISOURCE Output Source Current - 0.6 0.95 - mA
ISINK Output Sink Current - 1.2 1.8 - mA
Secondary Characteristics
Value
Symbol Parameter Condition Min Unit
Min Typical Max
SR Slew Rate Av= 1V/V, IV Step - 0.008 - V/ps
@ DCCMRR Common Mode Rejection Ratio 63 - - dB
VINCM = Vss to VDD -1.3
PSRR Power Supply Rejection Ratio @ DC 74 - - dB
en Input Noise Voltage f= 0.1 to 10Hz - 3 - pVP-P
Table 1-1: Electrical Characteristics of LTC154J [1]
1.2 L TC1541 Limitations and Problem Definition
The standard of electronic equipment and systems has been constantly developing
for the past years. This condition has imposed more demanding performance
requirements on the supporting semiconductor products, particularly lower power
consumption and higher speed. As a result, these foundational integrated circuits
including op amps have to continually improve to meet the need.
Currently, there are a few general-purpose low-power op amp ICs in the market.
One of them is MAX9914 1MHz, 20yA, Rail-to-Rail I/O Op Amps with Shutdown by
Maxim Integrated Products. It has a 1MHz gain-bandwidth product at 15pF load with 45
degrees of phase margin [3]. Another well-known one is MIC861 TeenyTm Ultra Low
Power Op Amp by Micrel, Inc. With static supply current of 4.6ptA, MIC861 offers a
225kHz gain-bandwidth product at 50pF load with approximately 45 degrees of phase
margin 2 [4].
Although the Micropower Op Amp in LTC]541 consumes an extremely low
supply current, its speed is far too low to accommodate the need of modem technologies
such as medical instrumentation [5] and portable devices. This thesis seeks to identify
2 The phase margin is not given in [4]. It is estimated from the datasheet that the IC has 2-3 periods of
decayed oscillation in the small-signal pulse response at 50pF load.
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the fundamental limit of speed versus power consumption and propose an improved
general-purpose micropower op amp whose speed to supply current ratio is higher than
that of LTC1541. Other crucial performance specifications are large DC gain and wide
input common-mode range that includes the negative supply voltage. In addition, op amp
characteristics such as stability, input offset voltage, output swing, and output drive
capability have to be considered as well. Some target applications of the new general-
purpose low-power op amp include battery-powered systems, portable electronic devices,
and safety sensors.
1.3 Thesis Goal
This thesis aims to design a two-stage operational amplifier that satisfies the
performance specifications in Table 1-2 and can operate between supply voltages of 2.5V
up to 6.OV. The specifications are defined at supply voltage of 2.5V, and they are
ordered by their relative importance in the descending order. The first three parameters:
unity gain frequency, DC open-loop gain, and supply current, are central in the design
process. The other requirements on the primary list must be met, unless their sacrifice
exceptionally enhances one of the first three characteristics. The design should also
satisfy all the secondary specifications.
Specifications are at 25*C. VDD = 2.5V and Vss =OV.
Primary Specifications
Symbol Parameter Condition Value Unit
GBW 3  Gain Bandwidth Product CL = I00pF > 0.3 MHz
RL= IOOkQ
Large-Signal Voltage Gain CL = IOOpF
AVOL > 100 dB(DC Open-Loop Gain) RL = 1 OkW
Is Supply Current No Load <21 pA
> VDD - 1.25V
VINCM Input Common-Mode Range - And must include V
negative supply voltage
3 Implying the gain bandwidth product per supply current GBW/ Is> 14.3 MHz/mA @ CL = IOOpF. Note
that GBW/ Is @ CL = OpF is going to be higher than that @ CL = IOOpF.
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VOS (Untrimmed) Input Offset Voltage VINCM = 0.65V < 5 mV
VOUT VOUTH High Output Voltage ISOURCE = -OmA > 
VDD - 0-3V V
VOUTL Low Output Voltage ISINK = 1.mA < Vss + 0.3V V
ISOURCE Output Source Current CL = IOpF > 1.0 mA
RL= I00kK2
CL = lO0pF
ISINK Output Sink Current > 1.0 mA
RL= IO0kK2
Secondary Specifications
Symbol Parameter Condition Value Unit
SR Slew Rate Av= 1VI/V, IV Step > 0.15 V/ps
CMRR Common Mode Rejection Ratio @ DC > 60 dB
PSRR Power Supply Rejection Ratio @ DC > 60 dB
t 0.1% Settling Time Av= IV/V, IV Step < 10 ps
Table 1-2: Design Specifications of Micropower Op Amp
With these specifications, the new design is expected to be a more versatile low-
power general-purpose op amp than the Micropower Op Amp in LTC1541. The unity-
gain frequency is specified to be greater than 300kHz so that the op amp can
accommodate a broader range of applications. At this frequency, the op amp has to be
properly compensated and well stable with 1 OOpF load.
For supply current, the new op amp must take less than 21 pA in order to be
power-friendly to portable equipment and battery-powered systems. This power
restriction implies that the ratio of gain-bandwidth product to supply current has to be
greater than 14.3 MHz/mA at 1 OOpF load, which is higher than that of the Micropower
Op Amp in LTC1541 or 8 MHz/mA at OpF load.
Another main specification of the new design is a large DC open-loop gain of
more than 100dB. The large DC open-loop gain is important for low-frequency detecting
applications such as gas sensors because it minimizes the gain error. Moreover, in these
applications, the input voltage is small and a large gain is needed to get a measurable
output [6].
The input common-mode range of the new micropower op amp is specified to be
wider than half of the supply voltage and must include the negative supply voltage. This
specification is imposed because a number of single-supply applications, such as the
photodiode amplifier in Figure 1-1, have to take the input at the ground level. In
18
addition, many dual-supply applications such as the inverting amplifier in Figure 1-2 are
often biased at its mid supply voltage or ground [6].
2.5V




Figure 1-2: Inverting Amplifier with Dual Supplies
1.4 Thesis Organization
Chapter 1 gives an overview of low-power operational amplifiers and their
applications, defines the problem of interest, and sets the goal that this thesis seeks to
achieve.
The rest of the thesis is organized as follows. Chapter 2 discusses how the target
specifications constrain the design of input stage of the micropower op amp, and
demonstrates the input stage details resulted from the restrictions. Chapter 3 extensively
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describes the output stage. The design of bias cell is presented in Chapter 4. Chapter 5
looks into the limitation on the gain bandwidth product in the context of frequency
compensation of two-stage op amps. It then presents the complete micropower op amps,
and selected simulation results. Lastly, Chapter 6 discusses the results and concludes the
thesis work. In addition, the appendices provide a complete collection of simulation
results of the proposed micropower op amp with different frequency compensation
schemes.
20
Chapter 2 Input Stage
This chapter examines a number of common input stages and explains how the
input stage design is shaped by the constraints from specification. It first reasons why the
PMOS input pair is chosen over the NMOS one. The related constraints, namely input
common-mode range, DC open-loop gain, and input offset voltage, are then discussed in
the design context. The input common-mode range requirement sketches the preliminary
topology of the input stage. The final architecture is the result of the open-loop gain
restriction. Lastly, the input offset voltage constraint instructs how the transistors have to
be sized.
Consideration of Transistor Type in Input Stage
One of the primary reasons that PMOS transistors are chosen for the input stage is
the fact that its input common-mode range includes ground for single-supply operation
[6]. There are a number of other benefits for having PMOS transistors as the input stage
rather than NMOS transistors [7]. First, PMOS transistors have less 1/f noise. Second, a
PMOS input stage results in a higher slew rate than an NMOS one.
The following sections explain the design details of input stage based on the
consideration of the related constraints: input common-mode range, DC open-loop gain,
and input offset voltage.
2.1 Constraint 1: Input Common-Mode Range
One of the primary specifications of the op amp in design is to have the input
common-mode range that includes ground for single-supply operation as well as mid-
supply voltage for dual-supply operation. This section discusses different input stage
architectures and reasons why the single-ended folded-cascode configuration is used as
the input stage in the proposed micropower op amp.
Most op amps employ one of the following common topologies or their variants
as the input stage: single-ended or fully differential basic input stage, or single-ended or
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fully differential folded-cascode input stage. The four common topologies are shown in
Figure 2-1, Figure 2-2, Figure 2-3, and Figure 2-4 respectively [8]-[0].
The basic input stage in Figure 2-1 has the maximum common-mode input of VDD
- (VSGP + VDS,SAT), which is high enough to accommodate mid-supply inputs for dual-
supply applications. However, its common-mode range cannot go down to ground for
single-supply operation, and therefore does not meet the requirement. The lowest of the
input range is only VGSN - VSGP + VDS,SA T, which amounts to be approximately 1VDSSAT to
2 VDS,SAT above the ground (In general, VGSN> VSGP because the input pair is usually




Figure 2-1: Basic Input Stage
The basic input stage may also be implemented as a fully differential architecture
shown in Figure 2-2, simplified from [8]. Its common-mode input level can go up to VDD
- VSGP - VDS,SAT (same as that of Figure 2-1) and can go down beyond the ground to as low
as 2VDS,SAT - VSGP. Although it satisfies the input common-mode range specification, it
requires a common-mode control circuit, which in turn increases power dissipation in the
op amp. The second stage must also have differential inputs, which increases the power
dissipation even more. These extra implementation costs are its disadvantages, especially








Figure 2-2: Fully Differential Basic Input Stage [81
The folded-cascode topology in Figure 2-3, adapted from [9] to have the PMOS
input pair, has the same input common-mode range as the fully differential basic input
stage in Figure 2-2. Therefore, it satisfies the requirement. In addition, its input
common-mode range remains the same if a cascode current mirror or a wide-swing
current mirror is used instead of the simple current mirror shown in the schematic. The
only drawback is it consumes more current than the basic input stage for the same tail
current to implement the folded section. However, a wider input common-mode range
that includes ground for single-supply operation is more important. The input stage of
the proposed micropower op amp is based on this topology.
23
M15 M16
VINP E--= VINM VOUT
VBIAS
4< cc~
Figure 2-3: Folded-Cascode Input Stage (adapted from 191 to have the PMOS input pair)
The differential form of the folded-cascode input stage is shown in Figure 2-4 [9].
This topology has the same additional implementation need as the differential basic input
stage, and therefore is not appropriate for the author's design. Other input stage
topologies explored include the complementary input stage in [21]. It allows rail-to-rail
inputs. However, it needs a transductance control circuit to ensure that the input stage
has a constant transconductance across all the input range. This additional requirement
increases design complexity and results in more power consumption. Therefore, the







Figure 2-4: Fully Differential Folded-Cascode Input Stage 191
2.2 Constraint 2: Large DC Open-Loop Gain
The specified DC open-loop gain is at least 100dB. This high DC open-loop gain
is one of the design goals because the op amp has to support many applications that
require very large gains at low frequencies. These applications include gas sensors and
other transducers such as thermocouples, bridges, hall-effect sensors and photodiodes
[10]. This high gain characteristic is not easy to achieve in a two-stage op amp.
The simple current mirror in the chosen folded-cascode input stage in Figure 2-3
has low output resistance, compared to Wilson current mirrors and cascode current
mirrors, and thus making it more difficult to meet the required DC open-loop gain. In
addition, VDS of M16 in the simple current mirror changes with the operating supply
voltage and the bias of the output stage, and thus undesirably causing the bias current in





Figure 2-5: Input Stage of the Proposed Micropower Op Amp
The wide-swing current mirror [9] is chosen for the input stage of the proposed op
amp as shown in Figure 2-5. It has high output resistance and has the highest bandwidth
per drain current ratio after the basic Wilson mirror and the improved Wilson mirror [11].
In addition, the wide-swing current mirror can operate with voltage down to 2 VSDSAT
across its output side, unlike both forms of Wilson current mirrors and the cascode
current mirror that require at least VSG + VSDSAT across the output side to operate
properly, i.e. the transistors stay in the saturation region. With the increased output
impedance of the current mirror, the op amp not only has a higher DC gain, but also
higher CMRR and PSRR [10].
2.3 Constraint 3: Input Offset Voltage
The input offset voltage comes from two sources. They are systematic offset
voltage and random offset voltage [12], [13]. The systematic offset voltage is caused by
asymmetry in the op amp architecture. The random offset voltage is the consequence of
mismatches in transistor pairs such as the differential input pair. The contribution of the
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random offset voltage on the total offset voltage is more significant than that of the
systematic offset voltage when the first stage gain is large. This condition is particularly
true in the author's design in which most of the op amp gain is from the input stage.
(Simulation results show the input stage gain is on the order of 104 in the proposed op
amp). As a result, only the random offset voltage will be considered in this section.
Transistor pair mismatch comes from the difference in their threshold voltage VT
and current factor , [14]. In general, the variation in the threshold voltage and current
factor becomes less as the transistor area increases. The following calculation of input
offset voltage for transistor sizing is based on the model in [14] and [15]. The standard
deviation of the threshold voltage difference A VT is described by
AVT
where AT is a constant depending on the process technology (usually less for smaller processes)
(2-1)
A8The standard deviation of the relative current factor difference is described by
where Af3 is a constant depending on the process technology
(2-2)
According to [14], the variance of the gate-source voltage difference in a
transistor pair with the same drain current can be described as
O(v0 S)= [AL[ + (vGS vT) 2WL 4 
_
where Vos is the offset voltage (or gate - source voltage difference of a transistor pair)
(2-3)
Equation (2-3) implies the effect of the current factor mismatch reduces as the overdrive
voltage decreases. In almost all circumstances, the threshold mismatch dominates the
offset voltage. For a 0.7pm CMOS technology, the effect of the threshold mismatch is
more significant than the current factor mismatch for overdrive less than 1.4V [14]. In
27
the author's design where the total supply current is under 20pA, most transistor pairs are
weakly or moderately inverted. Therefore, the offset voltage can be estimated by only































Figure 2-6: Input Stage with Transistor Sizes
The input stage with transistor sizes is depicted in Figure 2-6. The input referred
offset voltage is the result of the mismatch in the following 3 transistor pairs: Ml 1 -M12,
M15-M16, and MB19-MB20. Transistor pairs M17-M18 and M13-M14 do not affect the
input offset voltage. It is also not necessary to consider the offset voltage due to any
mismatch in the output stage because that offset voltage is divided by the gain of the
input stage when referred to the input [10], [14].
The micropower op amp is specified to have an untrimmed input offset voltage of
less than 5mV. In order to achieve good yields in IC production, the transistors are sized
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such that three standard deviations of input offset voltage is less than 5mV. This
condition corresponds to yielding 99.7% of fabricated ICs having untrimmed input offset
voltage within +/- 5mV [16]. The transistor sizes in the final input stage design in Figure
2-6 evolve from preliminary hand calculation and simulation. The differential input pair
is sized to be very wide for two main reasons. The first goal is to make the input pair
having the highest transconductance gm, compared to other transistor pairs in the input
stage, so that the offset voltage due to the other pairs is attenuated as implied by (2-6).
The other intention is to keep its gate-source voltage small so that the input common-
mode range is increased. For the wide-swing current mirror, transistor pair M15-M16 is
sized to be long to get high output impedance. The cascode transistor pair M17-M18 of
the mirror is sized to be wide to have high transconductance [10]. The following
calculation shows the course of preliminary hand calculation of input offset voltage using
the final transistor sizes.
Require 3a(Vos) < 5mV
o(Vos)< 5mV3
(2-5)
From the input stage in Figure 2 - 6,
(ll2 )07 152 +["7mB19 2
(2-6)
From (2-6), the transconductance ratio r'") and 9.B19
K mii cmii
simplify the calculation. Hence, the calculated offset voltage will be an overestimate.
(VOS)=Val 12 +152 + B192
(2-7)
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For 0.7pm CMOS technology [14]4,
AVTP=22mVpm
AVTN=1 3mV -m
a-l12 (AVGS) = A"T = =(22mV gm)2  0.242mV 2(WL) 1  [4. (50pm)- (10pm)]
2 (AV = A 2 (22mV -pM)2  16mV2
(W L) [2 -(10[m) .(I5Rm)]
B192 GS ) =A 2  (13mV m)2  = 0.094mV
2
(WL)B19  [I5 -(3gm) -(40gm)]
o-(VS) = /0.242 + 1.61+ 0.094mV
5
o(VoS)= 1.39mV < -mV
3
If the input offset voltage were not a concern, the author could size input stage
transistors to be extremely small. This sizing would make the parasitic capacitances
minimal, so the unity-gain frequency would be higher without any other changes.
However, in practice, it is desirable for the op amp to have low input offset voltage, and
the input offset voltage specification must be met. Therefore, some transistors in the
input stage need to be sized to have large areas as shown in the calculation and Figure
2-6.
4 The constant A vrT for 0.6pm CMOS technology was not found in literature, so the one for 0.7pjm CMOS
technology is used instead. This choice will result in a conservative estimate of offset voltage because this
constant decreases as the process becomes smaller.
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Chapter 3 Output Stage
In this chapter, the background on output stages and desired characteristics of the
proposed op amp are first explored. Then, the design of the output stage employed in the
proposed op amp is explained.
3.1 Output Stage Background
The output stage is needed for op amps that have to drive resistive loads or heavy
capacitive loads [17]. This section presents a brief introduction on the configuration of
output transistors and the classification of output stage biasing.
Configuration of Output Transistors
The arrangement of the output transistors in an output stage can be classified into
two basic configurations. They are complementary source-follower and complementary
common-source as shown in Figure 3-1 and Figure 3-2, respectively [18]. Since the
proposed micropower op amp needs to have a rail-to-rail output stage, the











Figure 3-2: Complementary Common-Source Configuration 1181
Output Stage Biasing
The three common biasing schemes for the output stage are Class A, Class B, and
Class AB. Class A output stage is easy to implement, but it dissipates power all the time
and cannot source or sink current from the load more than its quiescent current value.
Class B output stage saves power because it is inactive when there is no signal, but it has
crossover distortion when transitioning between the active input ranges of the two
devices. Class AB output stage keeps both of the output transistors on with a small
amount of biasing current so it does not have the distortion problem [19]. Moreover, it
can source or sink current when required by the load.
Desired Characteristics of Output Stage
The output stage of the proposed micropower op amp has to be able to swing rail-
to-rail. For the biasing, the output stage should maintain relatively constant quiescent
current across the operating supply voltage of 2.5V to 6.OV. Moreover, because of the
output source/sink current specification, it needs to have a large ratio of the maximum
sourcing/sinking current to the quiescent current. As a result, the output stage of the
proposed micropower op amp is in the complementary common-source configuration and
is biased by a Class AB scheme described in the next sections.
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3.2 Translinear-Loop-Biased Output Stage
The biasing scheme of the proposed op amp output stage evolves from the
translinear-loop-biased configuration shown in Figure 3-3. This translinear-loop-biased
topology was presented in [20] and extensively investigated in [21]-[22]. It is also called
the Yin-Yang output stage due to the symmetry of biasing [23]. This output stage
exhibits Class AB characteristics. It can operate down to a supply voltage of 2VGs ±
2VDS if cascode current sources are used, and down to 2 VGS + VDS if simple current
sources are used. In addition, this output stage topology does not add noise and offset to
the op amp, provided that the two current sources biasing the bridging transistors, M23
and M26, are implemented by the existing bias currents in the input stage [21]. The
signals from the input stage, VinA and VinB, feed directly to the gate of their respective
output transistor and also feed to the other transistor through the bridging transistors,
M23 and M26. While M23 and M26 actively bias the output transistors, nodes VINA and
VINB are always of high impedance regardless of supply voltage.
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1/1 12= 2aI1 I1
Figure 3-3: Translinear-Loop-Biased Class AB Output Stage
In the NMOS translinear loop, M23 is sized to be a times as wide as M21 and
M22 to accommodate 12 which is 2a times as large as I1. The output device M2N is sized
to be b times as wide as M21 and M22 so that the output pair can sink and source large
currents and have high gm's. The same geometry guideline applies to the PMOS
translinear loop. In addition, PMOS transistors are sized to be 3 times as wide as their
NMOS counterparts because the hole mobility is approximately one third of the electron
mobility. This decision is made so that PMOS transistors have the same
transconductance and the same gate-source voltage as NMOS transistors under the same
condition, i.e. equal bias currents [18].
Quiescent Current
When the output stage is at rest, the quiescent current can be calculated from
either of the translinear loop. Consider the NMOS translinear loop M21-M22-M23-
M2N, the quiescent current is determined as follows, similar to an example in [18].
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From the translinear loop,
GS21 + GS22 = VGS23 + GS2N
(3-1)
Since VGS = VTN± 21D for NMOS transistors in saturation assuming the effect of
channel length modulation is negligible.
(3-2)
FT2 21 F N22 
T2 F 2 2 F T2N4 2 
I2
± D21 D22 D23 D2N
v72 TN22 + VTN23 +j TN2N fCX(I
(3-3)
Since VTN21 =VTN2N andVTN22 VTN23
(3-4)
(Note that VTN22 > VTN21. The body effect causes VTN22 > VTNO because SB22 > OV).
ID21 D22 _ D23 D2N
21 (W) 22  (W)23 J2N
(3-5)
'D2N2= D21 D22 __ D23
F 21 F 
22 
D23




D2ND21 ID22 _ D23
2D2N L 22 2
(3-7)
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+L D23ID2N _ID21 + 2- 2- 2
L 21
(3-8)
In the quiescent state, half of 12 flows through M23 and the other half goes through M26.
-~- 2
12
Q = D2N b[f
(3-9)
Since 12 = 2aI
(3-10)
IQ = ID2N 1
(3-11)
The conclusion is the same for the PMOS translinear loop because of the
symmetry. The actual quiescent current may slightly differ from (3-11) from two causes.
The first one is all the transistors do not have the same VDs's, but the effect of channel
length modulation is ignored in the derivation. The other error source contributes to the
deviation from calculation if the transistors are not well in strong inversion. This
deviation is particularly true in the author's design because the currents of the translinear
transistors (except the output pair) are only in the range of 0.2 - 2.OgA. Although the
transistors have VGS > VTN, their overdrive voltages are less than 50mV, and thus operate
in moderate inversion. From the simulation of one of the proposed op amps in Figure
3-6, the quiescent current is found to be within 11% of the calculated value, i.e. the
simulated quiescent current is 8.33pA at VDD = 2.5V while the calculated value is
9.85pA.
As far as the current allocation is concerned, the total supply current should be
invested in the output pair transistors as much as possible so that the output stage
transconductance, gm2, is high. This design choice is made in order to put the op amp's
second pole location as high as possible. However, the remaining current has to be
enough for the first stage for two reasons. One is the tail current of the differential pair
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input cannot be too small, otherwise the slew rate is too low. The other need is the
summing current mirror in the input stage has to be high enough so that the mirror pole
does not affect the op amp frequency response near the crossover point. In the proposed
op amps, the author distributes approximately half of the total current in the output pair
transistors, and verifies by simulation that the current left for the first stage after the bias
cell and the biasing of the output stage is sufficient.
Minimum Current in Output Transistors
When the load requires the op amp to source or sink current, one of the output
pair transistors is driven hard while the other is retained active with a small bias current.
For example, if the load draws current from the output stage, VSG2P increases to allow
more drain current in M2P. As a result, VSG26 reduces, following the translinear relation
VSG24 + VSG 2 5 = VSG 2 6 + VSG2P, because VSG24 and VSG25 are fixed by bias current I,.
Therefore, more of bias current I2 flows through M23. When all of I2 goes through M23,
M2N is biased with the minimum current rather than turns off as in the Class B output
stage.
The following calculation for the minimum current is done for M2N, but the same
result also applies to M2P in the opposite scenario [18].
Consider NMOS translinear loop M2 1 -M22-M23-M2N.
From (3-8), ID2N = j2N 'D21 + 'D22 a 1
L )21
The minimum current in M2N occurs when all I2 goes through M23.
IMIN = D2N=b(2T -2II
(3-12)




IIMIN ID2 N (2 - i2IQI
(3-14)
IMIN D2N 0'34 31 Q
In this proposed micropower op amp, the minimum current in the output
transistors is close to 0.4 6 IQ according to the simulation result in Figure 3-7. This
difference from the calculation is caused by the fact that the transistors in the translinear
loops are in moderate inversion because of very low bias currents.
Maximum Current in Output Transistors
The maximum current is defined to be the maximum current that one of the output
transistors is capable of sourcing/sinking current while the other output transistor is
biased with the minimum current (rather than being turned off). To continue the analysis
from the minimum current section, the following absolute maximum current calculation
is performed for M2P [18], [23]. Again, the same result applies to M2N as well.
When M2N is biased at the minimum current, all of I2 flows through M23. VG2P
is pulled down to VG2N by M23, and it can be pulled down to be as low as VG2N +
VDS,SAT23 at most (to allow M23 to remain in saturation). The lowest gate voltage of M2P
is described by the following equation.
VGS21 GS22 ~ GS23 + DS,SAT23 = G2P
(3-15)
Under this condition, VSG2P is the largest and M2P conducts the maximum current. The
source-gate voltage of M2P can be expressed as.
VSG2P = VDD - (VGS21 + GS22 - VGS 23 + VDSSAT23
(3-16)
Rewrite VSGand VGS in terms of VTp, TN, and ID.
-
F+ 2(- I 




DD TN2 21 2 D22 21D23p CC7 p C 23DSSAT23)
(3-17)
SinceVTN22 =VTN23
-VTP2P + 2 (-ID2P) _
/~P' OX L
21D21 21D22 D23
pCo ! C - p xVDD VTN 21 ± -~jf T +ic~jj2  VDSSAT23J
Pno 21 PnC' V22 / C"W23
(3-18)
2(-ID2P)
P C ox jL
VDD TP2P TN 21 ~ DS,SAT 23 _
21D + D22 D23
p C. W C p C
(3-19)
Use the approximation,
,U p Cox I-/Pnc
3 O
2P xDD TP2P TN21 DS,SAT23 D D
(3-20)
2(-ID2P) p, (VDD + VTP2P VTN 21 VDSSAT23 2 2b-I - 2b(2a11 )
(3-21)
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IAX - D2P pVDD+ TP2P - TN 21 VDSSAT 23 2b1 -2
(3-22)
-~- 2
MAX D2P C r ) VDD TP2P TN21 DS,SAT 23 \IJ
(3-23)
For the following parameter values,
VDD= 2.5V
VTp2p = -0.9V (typical value from [24])
VTN21 = 0.8V (typical value from [24])
I, =0.2pA
a = 5, and b = 50
and VDS,SAT23 is approximated to be 0. 1V (because it is moderately inverted).
The maximum current, IMAY, calculated from (3-23) is found to be 0.98mA while the
simulated IAx is approximately 1.1mA as shown in Figure 3-7. At this point, the
minimum bias current in M2N is down to approximately 3ptA. This result indicates that
the ratio of the maximum current to the quiescent current is 133.
As (3-23) implies, the maximum current increases as the supply voltage goes up.
The derivation also applies to the case when M2N conducts IMAY and M2P is biased with
IMIN.
Variation of Quiescent Current over Supply Voltage Range
The translinear-loop-biased topology in Figure 3-3 is a robust Class AB output
stage, but it has a minor problem. The output pair quiescent current increases as the
supply voltage increases. This variation is due to the effect of the channel-length
modulation. Consider the NMOS translinear loop, M21-M22-M23-M2N, M21 and M22
have the same VDs regardless of the supply voltages because their gate and drain are
connected together. However, VDs23 and VDS2N become larger as the supply voltage
increases. For M23, as VDS23 goes up with supply voltage but the bias current is the same,
VGS23 becomes slightly smaller. As a result, VGS2N is slightly larger at a higher supply
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voltage because the available voltage for M23 and M2N, which is set up by M21 and
M22 is the same. Together with the increase in VDs, M2N conducts more quiescent
current at higher supply voltages. The same observation is also true for the PMOS
translinear loop. The simulation in Figure 3-4 shows as much as 47% increase in IQ
when VDD goes up from 2.5V to 6.OV.
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Fr Yam wx((02) 6.0v) -4207
YaKDOW2, 2.V) 9.827u
YAX(OhWb2), 6.2V) 14.26152u
p YaX(D(h107), 25V) 1 97365u .
jY*X(0(h 017),6.V) -1.99653u
IDM2P IDM2N IDMB17
Quiescent Current in Quiescent Current in Quiescent Tail Current of
PMOS Transistor M2P NMOS Transistor M2N Differential Input Pair in
of Output Pair of Output Pair Biasing Transistor MB17
Figure 3-4: Quiescent Current IQ vs. Supply Voltage VDD in Translinear-Loop-Biased Output Stage
3.3 Modified Translinear-Loop-Biased Output Stage
The modified configuration shown in Figure 3-5 mitigates the variation in the
quiescent current over the supply voltage change. It is the topology used in the proposed
micropower op amp. This modified biasing scheme alleviates the change in IQ at a small
cost of extra bias currents.
The variation in IQ is reduced by allowing VDs22 and VsD2S to increase with the
supply voltage [23]. VGS22 and VSG2S then become slightly lower as the supply voltage
increases, thereby leaving less voltage available for M23 and M2N, and M25 and M2P,
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respectively. This effect counters the increase in VDs23 and VSD26, and thus keeps VGS2N
and VSG2P more constant over the supply voltage change. The simulation result in Figure
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Chapter 4 Bias Cell
This chapter demonstrates the design of the bias cell used in the proposed op amp.
It explains how the reference current and reference voltages are generated and passed on
to the op amp. The need and the implementation of the start-up circuit in the bias cell are
also explained.
4.1 Reference Current in Bias Core
The bias cell core is implemented by the bipolar Widlar current source in Figure
4-1 [25], [26]. Transistor QB2's emitter area is N times as large as that of transistor QB1.
In this design, N is chosen to be 5, which is the minimum of emitter area ratio normally
used. The reference current is generated by the base emitter voltage difference between
QB 1 and QB2 across resistor RB. Note that transistors QB 1 is in the forward active
region because QB 1 is diode-connected. At the minimum supply voltage of 2.5V, QB2 is
also in the forward active region because VCEB2 = VDD - VSGMB2 - IREFRB, which is greater












Figure 4-1: Bias Core Generating Reference Current 1251, 1261
The reference current, IREF, can be determined by starting from the KVL equation
of the QB 1 -QB2-RB loop, as presented in [26].
VBE 1 -VBE2 PF REF RB0
(4-1)
Find VBE in terms Of IC.
VBE
Since Ic = Is I + VCEL)e T and assume VA CE V [27]
VA
(4-2)
Ic = Ise VT, where VT= 26mV at 300K
(4-3)
Therefore, VBE = VT In (IS
(4-4)




Since Ih 1, 1
JBF
(4-6)










This result implies the bias cell's ability to provide a constant reference current
under process variation. From (4-9), the mismatch in the emitter area ratio AN from
process shifts is reduced to ln(AN). Hence, the remaining source for error is the resistor
RBvalue (i 25% maximum) which can be reduced by adding a trimming resistor [25].
The current mirror transistors are sized to have the width of I0pim and the length of 40tm































Figure 4-2: Bias Core with Start-up Circuit
The bias core has two stable points: one with Ic, = Ic2 = 0, the other with Ic, =
Ic2 = IREF. Without the start-up circuit, VB of transistors QB I and QB2 could be at GND,
and thus not generating the reference current. For the bias core to generate a reference
current, the base voltage of QB 1 and QB2 must be initially pulled up from the ground by
a start-up circuit. A compact start-up circuit used in this op amp is shown in Figure 4-2
[25]. MSI and MS2 are sized to be narrow and long to minimize the start-up current, Isu.
The first two devices in the start-up circuit becoming active upon the power up
are MS 1 and MS2. The supply voltage across their gate-source voltages forces them to
turn on, and thereby, MSI and MS2 start to conduct start-up current Isu. The start-up
current is then mirrored to MS3-MS4, and MS5 respectively. At this moment, MS5 tries
to sink current from MS6, but MS6 cannot source any current because the bias core has
not been turned on. Therefore, the gate of MS7 is pulled to ground, causing MS7 to pull






can source enough current to MS5 and turn MS7 off by pulling its gate up. Note that
MS6 is sized to be 10 times as wide as MB1 and MB2 so that MS7 can be easily turned
off as soon as the bias core starts to supply IREF. The final current in MS6 is limited by
MS5.
The start-up current, Isu, can be estimated by the following. Upon the power up,
MS1 and MS2 see the supply voltage across their gate-source voltages according to the
relation.
VSGMSI + SGMS2 - DD
(4-10)
To simplify the calculation, the body effect on VTP increase of MS1 is ignored, and the






MS2 is in saturation because it is diode-connected. The start-up current can be
approximated by
ISU = -ID 1  o (WSGMS2 + VTPMS2 )22 (L
(4-13)
ISu =D W S) (0 GMS 2 + VTP)2 L
(4-14)
ISU 'D , 2 LVTPO )2
(4-15)
This approximation is an overestimate of Isu because in reality VsGMSJ> VSGMS2 due to the
body effect.
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4.3 Reference Voltages Bias Circuit
Besides the reference current generated by the bias cell, the op amp needs two
reference voltages: one is the reference voltage for PMOS cascode transistors, the other is
that for NMOS cascode transistors.

































Figure 4-3: Reference Voltages Set Up in Bias Cell
MB5 sets up the reference voltage for PMOS cascode transistors, and MB8 sets up the
reference voltage for NMOS cascade transistors. The voltage at the gate of MB8,
VNCASCODEB, can be determined as follows.
Transistor MB6 mirrors the reference current, IREF, to MB8. Since MB8 is diode-
connected, it operates in the saturation region and


















VPCASCODEB =VDD -VSGMB 5 =VDD D VTPOI
(4-17)
In the design, VNCASCODEB and VPCASCODEB are set up such that all the inner
transistors of current mirrors (e.g. transistors MBl and MB2 of current mirror MBl-
MB2-MB3-MB4, for example) operate in the saturation region by having VDS > 0.4V.
Together with IREF, VPCASCODEB, and VNCASCODEB, are passed on to the op amp.
In an IC, especially large ones, the supply voltage line and common ground line
vary slightly from one corner to another. Therefore, reference current IREFis fed to the op
amp as a current instead of the gate voltage of MB2 to ensure the accuracy of bias
currents in the op amp. In contrast, the cascode transistors' voltages, VPCASCODEB and
VNCASCODEB, are supplied to the op amp as voltages because their deviation from the
intended value has little effect on the biasing in the op amp.
The complete bias cell is shown in Figure 4-4. The value of reference current
varies as little as 3.1nA when changing from the supply voltage of 2.5V to 6.OV. Figure
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Chapter 5 Frequency Compensation
The previous chapters have explained the design process of the op amp and the
bias cell. The remaining part to complete the micropower op amp design is the frequency
compensation. This chapter briefly discusses two frequency compensation schemes. The
most popular compensation scheme, simple Miller compensation, is considered first.
Next, cascode compensation is explored as a potential scheme in extending the gain
bandwidth product but with a defect of causing peaking in the frequency response. The
combination of the previous two compensation schemes is then presented as the solution
which offers moderate improvement in gain bandwidth and eliminates the peaking
problem in the frequency response of the op amp.
5.1 Proposed Micropower Op Amp with Simple Miller
Compensation (SMC)
The most common scheme to compensate two-stage op amps is Simple Miller
Compensation (SMC) [28], [29]. The implementation is achieved by feeding the output
signal back to the input of the output pair transistors through capacitors Ccl and Cc2 as
shown in Figure 5-1. A disadvantage of SMC is that the right half plane zero severely
compromises the phase margin. This problem can be alleviated by inserting nulling
resistors Rc, and Rc2 in series with the existing compensation capacitors to reduce the
feedforward signal. However, there is limitation on the values of the nulling resistors.
As their values increase, the left half plane zero moves toward lower frequencies.
Although this movement of the left half plane zero helps increase the phase margin of the
op amp, it also reduces the gain margin at the same time. In the proposed op amp with
simple Miller compensation, the gain margin is designed to be at least 10dB and this
requirement is the limit on the nulling resistors size. The complete micropower op amp
with Simple Miller Compensation (SMC) is illustrated in
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Figure 5-2. Figure 5-3 and Figure 5-4 show its frequency response and transient
response respectively. With supply current of 20pA, the proposed op amp with SMC has




















































































Figure 5-2: Schematic of Proposed Micropower Op Amp with Simple Miller Compensation (SMC)
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The cascode compensation eliminates the feedforward signal by putting a current
buffer in the compensation path as shown in Figure 5-5 [30]. This technique was first
presented by Ahuja in [30]. It was also analyzed for Class A folded-cascode op amps by
Ribner and Copeland in [31], and for fully differential op amps by Hurst et al. in [32].
In the proposed micropower op amp, two current buffers already exist in the
design. One is the cascode transistor pair of the input pair. The other is the cascode
transistor pair in the wide-swing current mirror. Therefore, there is no need to establish
separate current buffers, and the compensation capacitors Cc3 and Cc4 can be directly
connected to the embedded cascode transistors at node E and D respectively as depicted
in Figure 5-6. The results show a significant improvement in the speed. The unity gain
frequency extends to 991kHz as shown in Figure 5-7 when the output stage is at rest with
the same supply current and loading condition. However, when the transconductance of
the output stage transistors changes, there is peaking in the frequency response as shown
in Figure 5-8. This defect in the frequency response greatly reduces the gain margin and
causes oscillatory behavior in the small-signal transient response such as the one in
Figure 5-9. In [33] and [34], Langen, Hogervorst, and Huijsing describe this problem of
using only cascode compensation in Class AB op amps and suggest the need of keeping





























































Figure 5-6: Simplified Schematic of Proposed Micropower Op Amp with Embedded Cascode Compensation (ECC) Only
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5.3 Proposed Micropower Op Amp with Hybrid
Asymmetric Embedded Cascode Compensation
(HAECC)
In order to exploit the benefit of the cascode compensation, the proposed op amp
employs the hybrid of the simple Miller compensation and the cascode compensation
[33], [34]. The hybrid compensation maintains the simple Miller compensation path to
tame the frequency response when the current in the output stage change as shown in
Figure 5-10. The detailed schematic of the proposed op amp with this compensation
scheme is in Figure 5-11. The simulation results show an improved unity gain frequency
of 589kHz with the same supply current of 20pA and load condition of I OOpF as depicted
in Figure 5-12. The op amp now exhibits neither the peaking behavior in its frequency
response nor the oscillatory transient response when the current in the output pair change
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Chapter 6 Final Results and Conclusion
Final Results
Two micropower op amp designs have proved to satisfy the project specifications
set forth in Chapter 1. They essentially have the same architecture, but employ different
frequency compensation schemes. The first one (Figure A-I in Appendix A) uses Simple
Miller Compensation (SMC). The other one (Figure D-1 in Appendix D) is compensated
by a combination of simple Miller compensation and cascode compensation, or called
Hybrid Asymmetric Embedded Cascode Compensation (HAECC) in this thesis. The
detailed simulation results of all op amp designs are in the appendices. Table 6-1
summarizes the characteristics of the proposed micropower op amp with simple Miller
Compensation (SMC). It has a unity gain frequency of 360kHz with 61.5' phase margin
when loaded with 1 OOpF. The proposed micropower op amp with Hybrid Asymmetric
Embedded Cascode Compensation (HAECC) has a higher unity gain frequency of
589kHz at the same loading and power dissipation condition. Table 6-2 includes the
detailed simulated characteristics of the design with HAECC.
Table 6-1: Characteristics of 20pA Micropower Op Amp with Simple Miller Compensation (SMC)
Simulation results are at 250 C. VDD = 2.5V and Vss = OV.
Primary Characteristics
Value
Sym bol Param eter Condition Specifed Si___ _ ted Unit
Specified Simulated
CL = I 00pF .6
GBW5  Gain Bandwidth Product > 0.3 MHzRL = 100k (0m=61.5)
AVOL Large-Signal Voltage Gain CL = IOOpF > 100 122 dB
(DC Open-Loop Gain) RL = I 00kQ
is Supply Current No Load <21 1935 pA
VINCM6 Input Common-Mode Range - > VDD -1 .25V 1.3 V
5 Gain bandwidth product per supply current GBW/ Is= 18MHz/mA @ CL = I OOpF.
6 Verified by CMRR simulation in Figure A-4.
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and must include and includes
negative supply negative supply
voltage voltage
vos7 (Untrimmed) Input Offset Voltage VINCM = 0.65V < 5 4.18 mV
VOUTH High Output Voltage ISOURCE = I.OmA > VDD - 0.3V 2. V
VOUT
VOUTL Low Output Voltage ISINK =I.OmA < Vss + 0.3V 0.19 V
IsOURCE8 Output Source Current CL= OpF > 1.0 1.55 mARL = 100k1
'SINK Output Sink Current CL=IOpF > 1.0 1.04 mARL= 100k
Secondary Characteristics
Value
Symbol Parameter Condition Spe.if.e . Sim.la.ed Unit
Specified Simulated
Av= 1V/V, 1V
SR Positive Going Slew Rate > 0.15 0.223 V/psStep
Av= lV/V, IV
SR- Negative Going Slew Rate < -0.15 -0.236 V/psStep
CMRR Common Mode Rejection Ratio @ DC > 60 144 dB
Positive Power Supply Rejection @ DC > 60
PSRR+ @ C>6084.5 dB
Ratio
Negative Power Supply Rejection @ DC > 60PSRR- @ C>60994 dB
Ratio
Av= IV/V, 1V
ts 0.1% Settling Time <10 5.29 psStep
Table 6-2: Characteristics of 20pA Micropower Op Amp with Hybrid Asymmetric Embedded
Cascode Compensation (HAECC)
Simulation results are at 250C. VDD = 2.5V and Vss = OV.
Primary Characteristics
Value
Symbol Parameter Condition Unit
Specified Simulated
Si 9CL = I OOpF 0.5GBW9  Gain Bandwidth Product > = 0OpF 0.3 ^ 0.589 MHz
RL = 100kO o26r
7 Conservative estimate from calculation.
8 Maximum output source current is measured when the other transistor in the output pair starts to turn off,
i.e. its current goes down to as low as lIpA.
9 Gain bandwidth product per supply current GBW/ Is= 29.5MHz/mA @ CL = IOOpF.
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Large-Signal Voltage Gain CL = IOOpF
AVOL > 100 122 dB(DC Open-Loop Gain) RL = 100kf1
is Supply Current No Load <21 19.95 pA
> VDD - 1.25V .3
VINCM1 0  Input Common-Mode Range - Vnegative supply negative supply
voltage voltage
Vos (Untrimmed) Input Offset Voltage VINCM = 0.65V <5 4.17 mV
VOUTH High Output Voltage ISOURCE = I.OmA > VDD - 0.3V 234 V
VOUTL Low Output Voltage 'SINK = 1.OmA <Vss + 0.3V 0.19 V
1 CL = lO0pF
ISOURCE]2 Output Source Current > 1.0 1.$5 mARL= IO00W
CL = IOOpF
ISINK Output Sink Current > 1.0 1.03 mARL = 100kW
Secondary Characteristics
Value
Sym bol Param eter C ondition Spec_ fed Siu_ _ ted U nit
Specified Simulated
Av= IV/V, IV
SR+ Positive Going Slew Rate > 0.15 0.315 V/ps
Step
Av= 1V/V, IV
SR- Negative Going Slew Rate < -0.15 -0.342 V/psStep
CMRR Common Mode Rejection Ratio @ DC > 60 144 dB
Positive Power Supply Rejection @ DC >60 "6 d
PSRR+@DC>6- 4 d
Ratio
Negative Power Supply Rejection
PSRR- @ DC > 60 ".5 dB
Ratio
Av= 1V/V, IV
t, 0.1% Settling Time <10 3.0 MsStep
10 Verified by CMRR simulation in Figure D-4.
"Conservative estimate from calculation.
12 Maximum output source current is measured when the other transistor in the output pair starts to turn off,
i.e. its current goes down to as low as IpA.
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Discussion
The two proposed micropower op amp designs have a higher unity gain frequency
than the two commercial low-power op amp ICs previously mentioned, MAX9914 and
MIC861, when compared at approximately the same supply current and loading
condition. The design with HAECC offers a gain bandwidth product of 1.87MHz when
compensated to have phase margin of 45' at 15pF load as shown in Figure 6-1. Table
6-3 summarizes the frequency domain performances of the proposed design and
MAX9914.
In addition, when the proposed design is biased at 5VA, the one with HAECC
compensation gives a gain bandwidth product of 375kHz with the phase margin of 45' at
5OpF as depicted in Figure 6-2, which is higher than that of MIC861. Table 6-4 presents
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Figure 6-1: Frequency Response of 20pA Micropower Op Amp with HAECC Compensated Down to
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GBW (MHz) Om (*) GBW (M]Hz) Om (0)
Simple Miller Compensation SMC 1.79 72 IAS 47
Hybrid Explicit Cascode Compensation HECC 1.63 68 1.56 46
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MAX9914131 -. 0 -_ 45
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Figure 6-2: Frequency Response of SpA Micropower Op Amp with HAECC Compensated Down to
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Frequency Response
5pA Op Amp [PM=45 @ CL=50pF, vs
MIC8611 C= 1O0kQ CR = 1O0kD
GBW (kHz) (D (0) GBW (kHz) DM (0)
Simple Miller Compensation SMC 329 81 267 45
Hybrid Explicit Cascode Compensation HECC 369 79 327 46
Hybrid Asymmetric Embedded
Cascode Compensation HAECC 403 72 375 45
MIC861141 350 N/A 225 453
Table 6-4: Comparison of Unity Gain Frequency between the Proposed 5pA Inicropower %Yp Amps
and MIC861
Future Work
For the same op amp architecture, different frequency compensation schemes
result in different performance characteristics, especially the speed. One potential
direction to further this project is to improve the biasing scheme of the output stage. A
more power-saving biasing scheme for the output stage can help increase the speed of op
amps because more current can be allocated to the output pair and the differential pair.
Another potential improvement is to research on novel compensation techniques. This
work includes the optimization scheme in compensating an op amp such as how to
minimize the capacitors in the simple Miller path in the hybrid compensation while
guaranteeing op amp stability.
"3 The phase margin is not given in [4]. It is estimated from the datasheet that the IC has 2-3 periods of
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Appendix A Schematics and Characteristics of
20pA Micropower Op Amp with Simple Miller
Compensation (SMC)
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Table A: Characteristics of 20pA Micropower Op Amp with Simple
Miller Compensation (SMC) from Simulation
Simulation results are at 25 0C. VDD = 2.5V and Vss = OV.
Primary Characteristics
Value
Sym bol Param eter C ondition Specifed Si_ __ ted U nit
Specified Simulated
CL =lO0pF
GBW 4  Gain Bandwidth Product > 0.3 MHz
RL = 100k (O-61.5')
AVOL Large-Signal Voltage Gain CL = IOOpF > 100 dB(DC Open-Loop Gain) RL = 100W
Is Supply Current No Load <21 19.95 sA
> VDD - 1.25V 1.3
VINCM' 5  Input Common-Mode Range - and must include and includes V
negative supply negative supply
voltage voltage
vos (Untrimmed) Input Offset Voltage VINCM = 0.65V < 5 4.1 mV
VOUTH High Output Voltage ISOURCE = I.0mA > VDD - 0.3V 2.34 V
VOUT
VOUTL Low Output Voltage IstNK = I.OmA <Vss + 0.3V 0.19 V
CL = lO0pF
ISOURCE Output Source Current > 1.0 135 mARL = I00kfl
SINK Output Sink Current > 1.0 1.4 mARL = 100ka
Secondary Characteristics
Value
Symbol Parameter Condition Specified Simulated Unit
Specified Simulated
Av= IV/V, lV
SR+ Positive Going Slew Rate > 0.15 0.223 V/ps
Step
Av= IV/V, IV
SR- Negative Going Slew Rate < -0.15 -0.236 V/ps
Step
"4 Gain bandwidth product per supply current GBW/ Is = 18MHz/mA @ CL = IOOpF.
'" Verified by CMRR simulation in Figure A-4.
16 Conservative estimate from calculation.
17 Maximum output source current is measured when the other transistor in the output pair starts to turn off,
i.e. its current goes down to as low as I pA.
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CMRR Common Mode Rejection Ratio @ DC > 60 144 dB
Positive Power Supply Rejection @ DC >60
PSRR+ @ C>084.5 dB
Ratio
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Figure A-20: Schematic of Bias Cell for 20pA Op Amp with Simple Miller Compensation (SMC)
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Appendix B Schematics and Characteristics of
20pA Micropower Op Amp with Hybrid Explicit
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Table B: Characteristics of 20pA Micropower Op Amp with Hybrid
Explicit Cascode Compensation (HECC) from Simulation
Simulation results are at 25*C. VDD = 2.5V and Vss = OV.
Primary Characteristics
Value
Symbol Parameter Condition Unit
Specified Simulated
GBW1' Gain Bandwidth Product CL = 100pF > 0.3 MHz
RL = I00k (Om-61.2')
Large-Signal Voltage Gain CL = IOOpF
AVOL >100 120 dB(DC Open-Loop Gain) RL = 100k
Is Supply Current No Load <21 193 pA
> VDD -. 2 5V 1.3
VINCM 19  Input Common-Mode Range - and must include and includes V
negative supply nregaive supply
voltage voltage
vos (Untrimmed) Input Offset Voltage VINCM= 0.65V < 5 4.33 mV
VOUTH High Output Voltage ISOURCE =.OmA > VDD - 0.3V 2.34 V
VOUT
VOUTL Low Output Voltage SINK = 1.OmA < Vss + 0.3V 0.19 V
CL= IO0pF
ISOURCE21 Output Source Current > 1.0 1.55 mARL= I00kD
SINK Output Sink Current CL= OOpF > 1.0 104 mARL = Ik00k
Secondary Characteristics
Value
Symbol Parameter Condition Unit
Specified Simulated
Av= IV/V, IV
SR+ Positive Going Slew Rate > 0.15 0.271 V/psStep
Av= IV/V, lV
SR- Negative Going Slew Rate < -0.15 -0.298 V/psStep
'
8 Gain bandwidth product per supply current GBW/ Is = 25.5MHz/mA @ CL= IOOpF.
'9 Verified by CMRR simulation in Figure B-4.
20 Conservative estimate from calculation.
21 Maximum output source current is measured when the other transistor in the output pair starts to turn off,
i.e. its current goes down to as low as I pA.
97
98
CMRR Common Mode Rejection Ratio @ DC > 60 126 dB
PSRR+ Positive Power Supply Rejection @ DC > 60 72.4 dB
Ratio




0.1% Settling Time <10 440 psStep
0197uA 1.97uA 197A VCC 197uA
T
0 197uA a MuA 0 198uA 0197uA 1 SuA 1 6SuA 0 395uA 8&A@ VSUP= 2!
}A
I 13
II II I II 4.
~ 21 iI40 L






















L AE2 L 2
2 ~~31 Il- 331
L 1625 L W,27
3/40 3;43
1 6 -I U














L s14I r 2






17 IEvlut(V(U)JVW-TIB-. 507.07923k I
I j PhoseMorgir(V(OU)AYCII)-Vo .. 61.194961

















-. . ..~ .- .--~ . .
II I I I I II
U ~~~~~~~~~~~~~~~~~~~~ .5 .5 .. L.J .5 .1 .L*. .LL .. .A5LL . .JJ& .. L..J.J .55 . 5 5 . . L . L ..  1 
a-1_ - .I., j V, I L .J J A. I JJJ . 5J L M . L I IIU 5 1U~LJ5I
U~~~~~~~~~~~~~~~~~~~~~~~~~~ 
.5. .. 1 .. LL. . IU LIASJ JJU ... I.JU . 5 55. .5 I. .U5 .5 IL .9.

































1. @"z 1 mz 1SaHz 1.6Hz 1 wz
I E 7 * P(U(OUT)/(U(IIP)-U(INM))) 166Hz 1. MHz 1 Hz 11@Hz 1.6MHz 16IMHzx A DB(U(OUT)/(U(IHP)-U(IHM)))
Frequency
U#"wuenwm Rewsf
Evakse RMeasurement 1 2 3 4 5
F' ZeroCross(D(V(OUT)AV(NP)-V(NB... 529.42157k 531.57973k 507.07923k 445.03026k 325.27533k:
S PhaseMurgn(D(V(OUT)KV(W)-V(L 85.29589. 82.68383 61.194961 46.91552: 30.42577
GiirMergi(P(V(OUT)(V(NP)-V(I)... 24.518481 21.11787 17.219731 15,84261 14.65101
Figure B-3: Frequency Response with CL=O, 10, 100, 200, 500pF and RL=10kfl
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Figure B4: CMRR vs Frequency with VIN=O, 0.659,1.3V
i
?DDA)OV(OUT)), I aft ) m m ?K- ------------ ------------- .......... I..--- ----------------- 








jYaIX(OKVSSAW(EOUO), I OkHr) 14.343W I 14+2MM I 13.67M I
Figure B-6: PSRR- vs Frequency withVIN=0,0.65,13V
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Figure B-8: Small-Signal Transient Response with CL=O, 10, 100pF and RL=100kfl
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Figure B-12: Rail-to-Rail Output Voltage(VIN and vOuT with Av-=5)
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Figure B-16: Short-Circuit Sink Current vs Supply Voftage
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Figure B-20: Schematic of Bias Cell for 20pA Micropower Op Amp with Hybrid Explicit Cascode Compensation (HECC)
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Table C: Characteristics of 20pA Micropower Op Amp with Hybrid
Symmetric Embedded Compensation (HSECC) from Simulation
Simulation results are at 250C. VDD = 2.5V and Vss = OV.
Primary Characteristics
Value
Symbol Parameter Condition _.--...---.... UnitSpecified Simulated
CL = I 00pF 0.617
GBW 22  Gain Bandwidth Product > 0.3 MHzRL = 100W (0m =60.6*)
Large-Signal Voltage Gain CL = IOOpF
AVOL (DC Open-Loop Gain) RL = 100W >100 123 dB
is Supply Current No Load <21 1943 pA
> VDD -1. 2 5 V 1.3
-
and must include mul lachis
VINCM 2 3  Input Common-Mode Range -ngati ul and includesynegative supply negaive supply
voltage voltw
VOS2 4  (Untrimmed) Input Offset Voltage VINCM = 0.65V < 5 417 mV
VOUTH High Output Voltage ISOURCE =I .0mA > VDD - 0.3V 2.34 V
VOUT
VOUTL Low Output Voltage 'SINK = I.OmA < Vss + 0.3V 0.19 V
ISOURCE25 Output Source Current CL = I00pF > 1.0 1.55 mARL = 100W
'SINK Output Sink Current L P> 1.0 1.4 mARL = 100kW
Secondary Characteristics
Value
Symbol Parameter Condition Specfed S____ _ted UnitI Specified Simulated]
Av= IV/V, IV
SR+ Positive Going Slew Rate > 0.15 0.254 V/psStep
Av= IV/V, 1V
SR- Negative Going Slew Rate < -0.15 -0.269 V/psStep
22 Gain bandwidth product per supply current GBW/ Is= 31.8MHz/mA @ CL = IOOpF.
23 Verified by CMRR simulation in Figure C-4.
24 Conservative estimate from calculation.
25 Maximum output source current is measured when the other transistor in the output pair starts to turn off,
i.e. its current goes down to as low as 1 pA.
115
116
CMRR Common Mode Rejection Ratio @ DC > 60 147 dB
PSRR+ Positive Power Supply Rejection @ DC > 60 S. dB
Ratio




t 0.1% Settling Time < 10 12<t,<20 psStep










































Figure C-1: Schematic of 20pA Micropower Op Amp with Hybrid Symmetric Embedded Cascode Compensation (HSECC)
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Figure C-3: Frequency Response with CL=O, 10, 100, 200, 500pF and RL=10kfl
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Figure C-7: Small-Signal Transient Response with CL=lOOpF and RL=100kfl
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Figure C-8: Small-Signal Transient Response with CL=01 10, 100plF and RL=100kfl
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Figure C-9: Large-Signal Transient Response with CL=lOOpF and RL=100kfl
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Figure C-12: Rail-to-Rail Output Voltage(VINandVOUTwith Av 5)
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Figure C-16: Short-Circuit Sink Current vs Supply Voltage
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Figure C-15: Short-Circuit Source Current vs Supply Voltage
.......... --------- I --- I --- -------- ----------------- ... I... ......... --- I...
------------ ! ----------------- I ---- I -------
......................... ... 
........ 1- 1 ... 7- 1 ......... I --- I --- I ---- - -------- I ... I ... -.1 ........ I ... I
................ --------------------- ................. 
------- _-_- .... ................ .................... 
............... ........
------------ ................ .................... 




---- -- ------- 
....... -------- ------- 
--- --- -------
..................... ---------------------- 
.... ........................... ...... 
......... ....... ......... ...
L ... A --- I--- I ............... j .... : --------- ....... j--- I --- .................... 
- --------- 
---- --------


























L A I ....
1---j .........






OLJA SE( :C iM=6 iCL;
5. su_. I2.5U
-, I(UISCN)





-. 4- ki~j~~d -- -_-40-P . D .1 1 I . 1 - . . 1 - 1 .1 11 11 "
- - - -
f -- - --I- - I -X ---- i --- I -- -V1 - - * * L
4 4 1 -. - -- - - 2 8 - --f -- --- - -- -- -- -- - -- 4 - 44- - 4 -IS M
.... u .. .. 
s--
it- -A
.. . .. . .. 11. ...-4 . . . ........ ......... 4 , . .. . . 4 4.-. l -- +lz 16 -
-- 1 z 4 ---- H 4 z -- --- 8 z ---- 1Hz -i 119H - + 11k -+z -1hz 16 --6
- - - ~- NI -- ;
- - -
...-.- -) - - - ( - -1- -l-
S. ..f- l i -1 i --I - - --I I -- - - - -
mit- - - --3 --- - --- IW .. X
>e > -I X I A 1, ---- - - - - - -- - -- --- - -- - - -
1.&Alz I0~ 1SANZ I W 1 . z 1 uz isoz 1.MHz 1sjuz I GUNZ 1.Mlez 1I~z I0 9"z




ZWOOOBSP"... ..... .....EIbdudeI mlEaU usmln J 1 2 2 4 9
Z YEl 571.27932k 574.994444 596.997196 26.09727* 5621mTk
Phas... 7: OUT)V(W)-VO9 iTh 1 samas ... 94B4M
7319991 344103 2.39'M1 23.9014 2374197
I IPJ k(DB(MOUT)V()-v())),1) -Evadon Fals& EvodanFm89. .EvaAkinFabs IEva u 66Fa0- d Ev'iak dFab4
Figure C-17: Frequency Response with CLOpF and RL=100kil @ IL=-
1
.O, -0.5, 0.0,0.5, 1.OmA
299
-9 -:At -ffJ -FE. : --- : I E -:3 i- :J -I ..
--- - - -X -- - - ' _A
-~~~~i 
-
- --- rIXs 4-L
- -H - - -- -- -
-- -- - --- - -IMII
-- i,4- ---: --1 - -I : 41 i H
1>> * . - I
I.&AZ I Mz I o-tiz 1. Mz 11lz 1 Gaz 1.GKNZ 14KRZ Isioz 1.Miz I1@Mz 19"2z
. P(V(OUT)/(U(lIH)-U(IM1))) - 09 D(U(OUT)/(V(IWf)-U(IM@)))
Frequency
I Evdate Maewua I I 2 2 4 
994.0241k|572 575012 579.10967k So
9.2.43196m 99.17919 1
.VW 4 31.SI1521 30.74409 1 14.5M ,0 2DA3354 21.3037
p . evOUmv v )). 1) .EV, FdS t iOn dal Eve.ianeds .EvkjdianFd.n .EvanFate




, -0.5, 0.0, 0.5, 1.OmA
-- : q:2:i!!:4 |N < . :i e9=) P~
- + 1 'A [-- 0., - + - -- + H4 4 - M d - + 4 -




150 ~ ~ ~ ~ ~ .... . ...... -- it ----" 9
-:+.+...... *,1- . - " 4;3 .. . . 4 1 4 4 - -4- - -
-- - - -+ -- - - - -
.....N, ---14 ,1. - - 11-41
- -i-x---m" -- - -N - H lx -
-M.- -- :+H M -- M-N -- +nxt -+ mtim 0 E ---+ : -+-:+11 , -+ x - H t -,t -
-> .. ........ . -.
1.&lz 1ooz 1I oz 1.9z 1l6z 1669z 1-IAHZ 199HZ 1MHz 1.Uz 1UIz 1599Z
P(U(OUT)/(U(lIw)-U(Ilh))) [2] . bo(V(UT)/(U(IW)-U(INM)))
Frequency























































Zeross(Cv(OUTP)-v(i A 1247% 6199327k k 33275s
P.us.we~(0w (vOUT)(WP)-VQ~ ___ 8i ;is d J 9O9W _2243 
_ 
9274014
p anagnPvOT((P-(0). l1.1417 ~ 171207 9_DU325I~ 1174109 _ 1_986{
Peah(DE(OUT)(Y)v), 1) *evsluwmnFww& EvalmFit dEvkaban F8& 40EAOM Fdc .EvaFl FdI
Figure C-19: Frequency Response with CL=100pF and RL=100kfl @ IL=-l., -0.5, 0.0, 0.5, 1.OmA
od, 299
Start-Up Circuit
W3nA@ vDD=25V 403nA 417nA
Yf 60,2 M KO


























Schematic of Bias Cell for 20pA Micropower Op Amp with Hybrid Symmetric Embedded Cascode Compensation (HSECC)
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Appendix D Schematics and Characteristics of
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Table D: Characteristics of 20pA Micropower Op Amp with Hybrid
Asymmetric Embedded Cascode Compensation (HAECC) from
Simulation
Simulation results are at 25 0C. VDD = 2.5V and Vss = OV.
Primary Characteristics
Value
Symbol Parameter Condition Spec_ fed UnitSpecified Simulated
GBW26 Gain Bandwidth Product > 0.3 MHz
RL= I00k=
AVOL Large-Signal Voltage Gain CL = IOOpF > 100 dB(DC Open-Loop Gain) RL = IOOkL
Is Supply Current No Load <21 19.95 pA
> VDD - . 25V 1D
VINCM27 Input Common-Mode Range - and must include and includes Vnegative supply negative supply
voltage voltage
vos2 (Untrimmed) Input Offset Voltage VINCM= 0.65V < 5 4.17 mV
VOUTH High Output Voltage ISOURCE = 1.0mA > VDD - 0.3V 2.34 V
VOUT ___
VOUTL Low Output Voltage IsINK = I.OmA < Vss + 0.3V 0.19 V
CL =lO0pF
ISOURCE29 Output Source Current > 1.0 1.55 mARL = 100kW
IsNK Output Sink Current CL= I0OpF > 1.0 1.03 mARL = 100kW
Secondary Characteristics
Value
Sym bol Param eter C ondition Spec__ _ed Siu_ _ ted U nitSpecified Simulated
Av= IV/V, IV
SR+ Positive Going Slew Rate > 0.15 0.315 V/ps
Step
SR- Negative Going Slew Rate Av= IV/V, IV < -0.15 -0.342 V/ps
26 Gain bandwidth product per supply current GBW/ Is= 29.5MHz/mA @ CL = I OOpF.
27 Verified by CMRR simulation in Figure D-4.
28 Conservative estimate from calculation.
29 Maximum output source current is measured when the other transistor in the output pair starts to turn off,




CMRR Common Mode Rejection Ratio @ DC >60 144 dB
PSRR+ Positive Power Supply Rejection @ DC > 60 84.6 dB
Ratio
Negative Power Supply Rejection @ DC >60 9.5 dB
Ratio
Av= 1V/V, IV
t, 0.1% Settling Time < 10 3.70 psStep
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Figure D-1: Schematic of 20pA Micropower Op Amp with Hybrid Asymmetric Embedded Cascode Compensation (HAECC)
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Figure D-13: Positive Output Voltage Swing vs ISOURCE
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Figure D-15: Short-Circuit Source Current vs Supply Voltage
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